CLAIMS

5

What is claimed is:

1. A method for forming an alignment mark structure for a semiconductor device, the method comprising:

forming an alignment recess at a selected level of the semiconductor device substrate;

forming a first metal layer over said selected substrate level and within said alignment recess, wherein said alignment recess is formed at a depth such that said first metal layer only partially fills said alignment recess;

forming a second metal layer over said first metal layer such that said alignment recess is completely filled;

planarizing said second metal layer and said first metal layer down to said selected substrate level, thereby creating a sacrificial plug of said second layer material within said alignment recess; and

removing said sacrificial plug in a manner so as not to substantially roughen the planarized surface at said selected substrate level.

- 2. The method of claim 1, wherein said second metal layer has an etch selectivity with respect to said first metal layer.
- 3. The method of claim 3, wherein said second metal layer further has an etch selectivity with respect to a dielectric material surrounding said alignment recess.
 - 4. The method of claim 2, wherein: said first metal layer comprises tantalum nitride; and second metal layer is a sacrificial bilayer of tantalum and copper.
- 5. The method of claim 2, further comprising depositing an adhesion layer for adhering said second metal layer to said first metal layer.

- 6. The method of claim 2, wherein said second metal layer is deposited by one of: physical vapor deposition (PVD), chemical vapor deposition (CVD), and plating.
- 7. The method of claim 2, wherein said sacrificial plug is removed with a dilute phosphoric acid etch.
- 8. The method of claim 1, wherein the semiconductor device comprises a magnetic random access memory (MRAM).
- 9. The method of claim 8, wherein the MRAM is a field effect transistor (FET) based MRAM device.
- 10. The method of claim 8, wherein said alignment recess is formed at a greater depth than a depth of a via used to connect a metal strap of the MRAM device to a lower metallization level line of the MRAM device.
- 11. The method of claim 10, wherein: said selected level of the device is a level at which said metal strap is defined; and

the material used to form said metal strap is metallic and opaque.

- 12. The method of claim 10, wherein said alignment recess is defined simultaneously with said via, and said alignment recess is fully formed by an overetch.
- 13. The method of claim 9, wherein said alignment recess is defined subsequent to the formation of said via.